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As the areas of application for electronic computers continue 
to expand9 the need for larger computers increaseso Since most of 
the digital computers now in operation employ vacul.llll=tube circuitr,yJJ 
they cannot be made larger without increasing the physical size~ the 
power consumption1 and the number of componentsJ unless further 
advances. in computer circuit technology is forthcomingo Since an 
enormous number of vacuum=tubes are used in a modern computer, the 
filament power requirement is very large=-much larger, in fact~ than 
the power required for the d-c plate supplyo Because of thisp external 
air conditioning is necessary to cool the vacuum-tubes. 
With the invention and continued development of the transistor 
comes hope for resolving these problems of power and sizeo Transis= 
tors require neither filament power nor external cooling under normal 
operation. Computer circuits, using transistors for the active ele= 
ments, can be made much smaller than corresponding computer circuits 
using vacuum-tubes. Furthermore~ transistors afford new and more 
versatile computer circuits using complementary symmetry, 1 for which 
there is no vacuum-tube counterpart. However,9 transistors are not 
without limitations-=the principal one being the maximum operating 
1Lo~ Endres~ Zawels, Waldhauer & Cheng» Transistor Electronics, 
Prentice~Hall~ New Jersey~ 1955j pp. 182~185j 217-221. 
1 
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frequency commonly called the alpha cutoff frequency~ fo< o The maximum 
switching speed is dependent upon f°<' s decreasing as fO( decreases o 
This was a serious problem when transistors were first placed on the 
market, because fo< was much less than the maximum operating frequency 
of vacuum-tubeso At present, however, the art of manufacturing tran~ 
sisters has been improved to the extent that transistors are available 
in production quantities with fO( of 30 me, and transistors with fO( of 
over 100 me are in the development stage. Transistors with these and 
other present day qualities seem to be adequate for modern computer 
circuitry. 
With transistors as a possible means to an end in solving the 
modern computer problems of size, power required, and heat dissipation, 
't N the purpose of this thesis is to develop some of the basic computer 
circuits using transistors instead of vacuum-tubes. Since the proper 
development of such computer circuits requires a method for testing 
these circuits as a system as well as individually, ~)adder was also 
chosen for development. Because an adder is merely a logical assembly 
of the basic computer circuits 9 these basic circuits can readily be 
integrated into an adder to determine their capabilities for operating 
as a part of a larger system. 
CHAPTER II 
LOGICAL .DEVELOPMENT OF THE ADDER 
Since there are many possible methods for performing the operation 
of addition, the first step in the development of an adder is to inves-. 
tigate these possible methods intelligently to arrive at a satisfactory 
and workable method for performing additiono Since there must be num-
bers before there can be addition, the first consideration is the 
choice of a radix for the number systemo The radix of a number system 
is the numerical quantity of different digit symbols used in the num= 
ber systemo For examplei> the digits 0123456789 compose our most used 
number system of radix ten; whereas, the digits O and 1 compose the 
number system of radix two, which is referred to as the binary number 
system. It is possible to design a digital computer using any radix; 
but the quantity of equipment required, the resulting computer speed, 
and the required accuracy makes the choice of many radices impracti-
cableo Richards states,2 "So far as is known, radices two, three, 
eight, ten, twelve, and sixteen are the only ones which have ever 
received serious consideration for use in computing machinery." 
Since a computer is unique in that it is able to store information, 
the electrical and mechanical equipment required for storage is a de-
termining factor in the selection of the radix for the number system 
2R. Ko Richards, Arithmetic Operations in Digit;'l Computers, Van 
Nostrand, New Jersey.,, 1955.,, p. 5o .. 
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to be used. In general, it is true that the amount of equipment 
required to store a digit is proportional to the radix of the number 
4 
~ystem from which that digit was taken. For example, two stable states 
are required to store a digit of radix two; whereas, ten stable states 
are required to store a digit of radix ten. Four independent circuits, 
each with two stable states can exist in any one of fi- = 16 stable 
states. Hence, less equipment is required to store a number in a num-
ber system of radix two than is required to store the same number in 
a system of radix ten. In general, the more equipment used in a com-
puter system, the slower the system and the greater the probability 
of error. Each piece of equipment requires a certain fixed amount of 
time to operate; therefore, the more equipment used, the greater the 
required total operation time. Furthermore, since the accuracy of a 
computer system is determined by its simplicity and quantity of equip-
ment 9 the least amount of equipment would again favor the binary number 
system for greatest accuracy in operation. 
More materials and devices are capable of existing in two stable 
states than in any other number of stable states. This physical lim-
itation is probably the greatest influence in favor of the choice of 
radix two for a number system in digital computers. For example, 
magnetic materials have two remnant flux states, making them capable 
of storing a binary digit. Simple mechanical contacts have two stable 
states, either open or closed. Furthermore, two triodes or transis-
tors and a few passive components can be connected to form a circuit 
having two stable states, which is therefore capaQle of storing a 
binary digit. Many more than two,howev~r, would be required to store 
any digit of a number system whose radix is greater than two. These 
are a portion of the facts which show why the binary number system 
(radix two) has shown prominence over number systems of other radices 
for use in modern digital computers. 
The next consideration is the method for performing addition. 
The discussion of addition will be more enlightening if it is intro-
duced with the following definition and explanation. The order of a 
digit in a multi-digit number is a number n giving the digit a value 
equal to the radix R raised to the power n, Rn, where n is equal to 
the number of that digit counting from right to left beginning with 
n ~ Oo For example, in the number 10100 of radix two~ the digit 1 
to the right is of order 2 and, by itself .ll is equal to 1 x 22 g 410• 
Hence 1002 ~ 41o~ where numerical subscripts denote the radix of the 
number. Likewise, the digit 1 on the left of 101002 is,of order 4 
and has the value 1 x ~ = 1610 ~ 100002• Of course the zero, first, 
and third order digits are zero because Ox~ g O. Hence 1010~2 ~ 
1 X ~ + 1 X 22 ~ 20lO o '.3 
The average person will perform the addition of several multi-
digit decimal numbers by adding one column at a time beginning with 
the units digit col'Ulllil (order 0) on the right and progressing column 
by column toward the higher order digits to the lefto Each time a 
column is addedi, that sum will indicate whether or not a carry must 
be added to the next higher order digit columno If the sum consists 
of two or more digits, the lowest order· digit must be recorded and 
the remaining digits added to the next higher order column of digits 
according to their powers of the radix. If the sum for one column 
.3itontgomery Phister~ Jro, Logical Design .Qf Digital Computersj 
Wiley, New York, 1958, Chapter 2. 
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consists of only one digit, that digit must be recorded and nothing 
added to the next higher order column of digitso This simple process 
is continued until each column has been added and its sum investigated 
for the presence of a carry and there is no higher order digit columno 
If a carry then exists, it is written with the sum of the higher order 
column of digitso For example, if the multi-digit numbers of radix 








carry~ ~ --- sum of units digit column 
8 ·(order 0) 
9 
0 
carry--;,. Ci® --- sum of tens digit column 
3 (order 1) 
7 
1 
carry~ Ul2) ---sum of hundreds digit column 
(order 2) 
where the last carry becomes part of the sum9 or 
@ ~ sum of hundreds digit column 
Therefore, the total sum is equal to the sum of the partial sums of 
each order digit column; which is equal to 1285 of radix teno 
The preceding method of addition is obviously a satisfactory one; 
but it is not feasible to build a computer which adds by this method, 
because the quantity of equipment required would.be greater than that 
required to perform addition by another method o Hence:, for,,'the 
problem at hand, another method of addition that requires a minimum 
7 
of equipment was chosen •. It is developed in the discussion which 
follows. 
A digital computer is unique in that it is able to store informa-
tion. Since it must also be able to perform arithmetic operations, it 
must then have an arithmetic unit as well as a storage unit often 
called a memory unit. Since a computer must also be capable of trans-
ferring information back and forth between the arithmetic unit and the 
memory unit, the most feasible method of addition is to add multi-
digit numbers one at a time as they are transferred from the memory 
unit to the arithmetic unit. Since present day electronic switching 
curcuits can have operation times in the order of tenths of a micro-
second, addition by the one-at-a-time method is very rapid. For 
example, a computer adding the three multi-digit numbers previously 
shown would add the first two numbers by the method previously de-
scribed and then add the third number to the sum of the first two 
by that same method. In short, this method of addition was selected 
because it is compatible with the requirements and inherent charac-
teristics of present day electronic circuitry. 
There are two basic methods by which two multi-digit numbers can 
be added. They are called serial and parallel addition •.. In serial 
addition, the two zero order digits are added first and recorded. 
Then the two first order digits plus the carry from the zero order 
digits are added and recorded. Then the second order digits plus the 
carry from the first order digits are added and recorded and so on 
until the highest order digits and carrys have been added and recorded. 
Since only one addition ~akes place at a time, only one adder circuit 
is needed to add all the digits in summing two multi-digit numbers. 
8 
In parallel addition, the two digits of every order are added simul-
taneously; then the carrys are added as they occuro Suppose the multi-
digit numbers being added consisted of four digits each. Then four iden~ 
tical adder circuits would be required for parallel addition, one for each 
order of digits plus the circuitry necessary for the propagation of the 
carry digits. Therefore, parallel addition is much faster than serial 
addition, but less equipment is required for serial additiono The evalu-
ation of these advantages is quite arbitrary, depending mostly upon the 
particular requirements of speed and equipmento The fact that speed is a 
problem with transistor circuitry motivated the '1/tll'iter to choose parallel 
addition for st~dy. 
To minimize the quantity of electronic equipment required, and to 
maximize the speed, accuracy, and transferability of the arithmetic oper= 
ation, the arithmetic unit must be of the accumulator typeo The name ac-
cU!llulator is given to a register4 which accumulates and temporarily stores 
the sum of its contents plus the contents of another registero This sim-
ply means that the sum of two numbers placed in two different registers 
must accumulate in one of these two registers replacing the original num-
ber of that registero If this were not done, a ~ird register would have 
to be added to the arithmetic unit to contain the sum. More registers 
would have to be used if more than two numbers were to be added at a time. 
Since no more than two registers are actually needed, only two will be used. 
There are, however, additional requirements which influence the 
choice of circuitry for the addero In short, these requirements are: 
~he term register is used to designate a group of identical 
electronic circuits, each of which is capable of temporarily storing 
a binary digit. They are arranged from right to left in ascending 
order of digits so as to be capable of displaying a multi-digit binary 
number. 
9 
1) The adder must be capable of storing the augend and the addend 
temporarilyo 2) Addition must be controlled to begin at ·a predeter-
mined instant of timeo 3) The adder must be capable of storing the 
total sumo The first and third requirements are necessary to accom-
modate the transfer of information from the storage unit to the 
arithmetic unit and back, and to accomplish addition by adding one 
number at a time as previously described. The second requirement is_ 
necessary when addition is only one of a nu:tnber of computer operations 
to be performed in sequenceo 
One of the most suitable electronic devices now available for 
generating and temporarily storing a binary digit at a predetermined 
time is the Eccles=Jordan bistable multivibrator commonly called the 
"flip-flop"o Temporary storage is possible by virtue of the fact 
that the flip-flop has two stable stateso It is capable of gener= 
ating the binary digit» which it is to store~ because of its tran-
sient response to an input trigger pulseo This trigger pulse is 
actually a timing signal from a pre-timed pulse generatoro It allows 
the flip-flop to operate as a part of a larger sequence of operationsa 
Conventional representation of the flip-flop is shown in Figure 19 
b a 
h j I 
0 FF 1 
j\ ' I\ 
C d e 
Figure L Standard Symbol for the Flip-Flop o 
where a and bare the d-c output levels called 11 1" and 11 011 respec-
tively, c and e are input pulses which set "O" and 11 111 output levels 
respectively, and dis an input pulse which complements5 the d-c out-
put level. 
The discussion to this point has been spent in establishing the 
necessary requirements for a binary addero · An adder which will sat-
isfy these requirements is shown in the block diagram of Fi~e 2. 
Augend Register 
.. 
X + y = cn+l 
X . 
-
Binary Adder - en 




Figure 2o Required Binary Adder. 
Referring to Figure 2, let X and Y be two binary digits of the same 
order to be addedo By convention$ X +Y means that Y is to be added 
to X. Thus, X is called the augend and Y the addend. Aside from 
addi~g X and Yi the binary adder must add in the carry digit from 
the next lower order, On~ and generate a carry for the next higher 
5A multi-digit binary number is complemented by changing its 
111 11 digits to 11 0" and its 11 011 digits to 111". 
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order, en + i, when they occur o To ·avoid using a third register for 
storing the partial sum, X + Y = en + l' the partial sum is fed back 
to the augend register replacing the X that was there before addition 
ll 
occurredo This allows the augend register to· be called an accumulatoro 
The addition of Y to X has allowed the partial sum to accumulate in 
the same register that originally contained Xo Furthermore, if the 
sum of X + Y+ Z were required, Z would merely have to be placed into 
the addend register and added to the augend register which now contains 
the partial sum of X + Yo The carrys would also be taken care of by 
the binary adder as mentioned previouslyo 
In order to arrive at a suitable electronic system which will 
best perform binary addition 9 it is necessary to consider the rules 
of binary additiono They are best expressed by the following truth 
table: 
Augend Digit 0 ' 0 1 1 
Addend·Digit 0 1 0 1 
Sum Digit 0 1 1 0 
' 
Carry Digit 0 0 0 1 
As explained previously, the augend digit is the digit to which the 
addend digit must be addedo The sum digit is that part.of the total 
sum which is· of the same order as the corresponding augend and addend · 
digitso The carry digit is that part of the total sum not included 
in the sum digit$ which must be added ·to the next higher order digito 
From the truth table, the following Boolean algebra expressions 
can be deduced: 6.-._1, 
where; 
Sum:: XY+ XY 
Carry :: XY 
X ::: ~ugend Digit 
Y :: Addend Digit 
X = Complemented ~ugend Digit 
-Y ::;: Complemented Addend Digit 
,Now9 all that is required is an electronic circuit which will satisfy 
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the above two equationso This could be any one of a number of possible 
circuits., To arrive at a specific circuit for binary addition.11 con-
sider the preceding requirements along with the rules for })inary addi= 
tiono Such a circuit, which is capable of adding two 4-digit numbers, 
is shown in Figure 3 o The notation used in Figure 3 is as follows g 
A = ''and" circuit 
0 ::;: "or" circuit 
D ~ pulse delay circuit 
FFn ~ flip=flop of order n in augend register 
FFU n :: flop-flop of order n in addend register· 
___.,~denotes ·d=c level 
~ = denotes pulse 
The add operation is begun with an add pulse applied to each 
order of digitso For every 11 1" digit in the addend register 9 the 
add pulse appears at the output of the corresponding "and" circuito 
For every !'0" digit in the addend register, the corresponding "and.'' 
circuit has no output. Furthermore, this output pulse from the "and" 
circuit will pass on through the "or" circuit to.complement the corre ... 
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Figure .3 o Four-Di~i t Binary Adder o ~ 
been added to each digit in the augend as designated by a cor:responding 
11 1" digit in the addend registero Complementing the augend flip=flops 
according to the contents of the addend flip=flops indeed satisfies 
the rules of binary additiono Since each augend flip-flop must switch 
to 11011 13.nd generate a carry for each addition of 11 111 + "1"; the carry 
is taken as the positive pulse obtained from the differentiated output 
of the 11 0~' side of each augend flip=flopo The carry pulse is then . · 
delayed to allow the addition to be completed before the carry is added 
into the partial sum by complementing the next higher order augend 
flip=flopo Again this is in accordance with the rules of binary addi-
tiono To accommodate the positive add arid carry,ptilse;l, the accom= 
panying circuitry is designed to operate on positive pulses onlyo 
The remainder of this thesis consists of the analysis and syn= 
thesis of the flip=flop.9 the 11 and11 J and the "or" circuits as they 
were developed for general use in modern computer applicationso 
Aside from affording the writer a study of computer logic design, 
the adder shovm in Figure 3 was developed to obtain a system in which 
to employ and test these basic computer circuitso 
CHAPTER III 
THE BISTABLE MULTIVIBRATOR 
Theory of Operation of the Bistable Multivibrator 
I The bistable multi vibrator 9 commonly called the "flip ... f'lop1_19 is --~~.,_.,.·="'"'"r---__,,,,~,.,..,..,........,,,,. .... _,,.,.,,._,,.,....2 ..... ,,....,._..,..._,.,.,.._ .. ~·-n:,-_cr._-2_.,, •..• ..,.....,,-~,=,.~--,-..-vr"'.,,,...,.,.,,~,.,~~7~.·..,.,.,,.,,.....,.,., _ _,,,,._ •. -•. a regenera~iv:=~!:.:~!~ _composed of two transistors \(or vacuum tube;r-·\ 
I 
~- . '-••··•,-., .. -----,, .... ,,._ .. ,c,.,,,.,,, __ . __ ,,, .. ,,,,,,.-, .. ,,,, .. ,, .... , .. _----so·,.,.,._, .. ,_,, >;-,, ... ,,, .. ,___,,_~·\'''.---_.,.,.,_., .. ,_, " .· 
which can exist indefinitely in either one of two stable states and 
~ =-.. , .... ,~_,.-.,.....,,;......_.,,,.. .. ~.,,,... ... ,J-"'<'.J'=-".,-"• .... '' .......... , "> ~- ~--' ,._ • -~ ____ .... - ~ -..-~-=~ ......... ~-~--S,ll,M -
/ can be made to change abruptly from one stable state to the other with 













its capability to be regenerative.over the frequency range of approx-
imately Oto 106 c.p.s" It can be used as a binary storage uniti, a 
binary switching circuit, or a combination of both. It is most com-
monly used as a switching circuit and a temporary storage unit. Since 
a shut-off in power will destroy the binary information stored in the 
flip .. flop, it is seldom used for permanent storage. As a switching 
i 
\
circuit, it has a square-wave output which is produced as a result of 
input trigger pulses. 
The electrical circuit of the transistor flip-flop is normally 
symmetrical is shown in Figure 4o It is similar to the Eccles-Jordan 
,,/ 
vacuum-tube circuit. When referring to the flip-flop circuit the two 
transistors are called T1 and T2• When one of the transistors is cut . 
off, it is said to be in the stable "off" state; likewise, when one 
of the transistors is conducting heavily, either into or near satu-





Ir2 Re ... 
Re Irl ... 




Figure 4o Basic Transistor Flip-Flop. 
Two stable states exist such that one transistor is "off" when 
the other transistor is "on"o This causes the collector voltage of 
the transistor which is "off", say Tp to be higher than the coliector 
voltage of T2 which is "on". This is one stable state. The other 
stable state exists when T is 11 on" and T is 11 off" Because the 
1 2 ° 
flip-flop circuit is symmetrical the following correspondences exist. 
When T1 is ~'on" and T2 is 11 of'f11 , the corresponding values of V cl' 
VbP V eP IbP and Irl for T 1 are the same for T 2 when T 2 is "on" and 
T1 is "off". For symmetrical operation T1 and T2 must have approx-
imately the same value of f3. 
The nature of the two stable states is best presented by consid-
ering what happens when the flip-flop changes from one stable state 
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to the other. Begin with T 1 "off" and T2 "on". In this stable state, 
T1 will have a higher collector potential than T2; and because of 
circuit symmetry, the base of T2 will be at a higher potential than 
the base of T 1 • R0 and Rb are chosen such that the potential at the 
base of T2 will cause T2 to conduct heavily. This in turn causes 
the collector potential of T2 to be low. Because the base of T1 is 
electrically connected to the collector of T2 by the resistor divider 
Re and Rb, its potential is always lower than t he collector potential 
of T2• The base potential of T1 is low enough 9 in fact, t o cause T1 
to be cut off when T2 is conducting heavily. This is one stable state . 
A transition into the other stable state is achieved by letting 
a change in collector current, say Icl' occur such as would be caused 
by an input trigger pulse. Since T1 is offj I 01 is negligibly small 
and cannot respond to further decrease. Icl must therefore be in= 
creased to accomplish the transition. As I 01 increases so does the 
voltage drop across R1 lowering the collector potential of T1 • This 
in turn lowers the base potential of T2 allowing less collector cur= 
rent to flow in T2• The decrease in collector current9 I 02 j decreases 
the voltage drop across R1 allowing the collector potential of T2 to 
rise. This in turn rais~s the base potential of T1 which continues 
to increase I 01 • Thus a regenerative effect exists which continues 
until T2 is cut off and T1 is conducting heavily . Similarly, with 
18 
T initially 11 on'' and T "off" a trig· ger ·pulse could be a_ pplied which 1 · · - 2 · · ' 
. . . 
would decrease I 01 causing T2 to turn flon" through the same regener ... 
ative actiono 
Since the collector potential of either transistor is quite sen= 
sitive to changes in base voltage, the tolerance ill components must 
be small to insure proper operation. In order to accommodate some 
variation in component values along with changes in transistor char-
acteristics caused by deterioration, the flip-flop is adjusted so 
that one transistor is conducting heavily, almost into saturation, 
while the other is well below cutoff in one stable stateo Satura-
tion is avoided because.of the longer transition time.required to 
bring the transistor out of saturation and into the other stable stateo 
The speed with which this regenerative change in state takes 
place is limited by the junction capacitances of the transistor, 
which in turn determine the transistor cutoff frequency .9 ~- o The 
transition time from one state to another can be greatly improved by 
placing capacitors Ce and Cc in parallel with resistors Re and R0 
respectively for compensationo 7 For a present day transistor, the 
expected transition time is of the order of a microseeondo -
7Jacob Millman & Herbert Taub, Pulse and Digittl .Q.ircuits, 
McGraw-Hill, New York.9 19579 PPo 140-1590 
Algebraic Analysis of the Bistable Operation 
Before a more complete understanding of a bistable transistor 
multivibrator is possible» an algebraic analysis must be presented 
to better describe the bistable operation of the mult:ivibrator. It 
was shown in the preceding section that two stable states exist-=one 
when T1 is "on" and T2 is "off"; the other when T2 is 11 on 11 and T1 is 
11 off". Because of this dual stability and the fact that the flip= 
flop circuit ~s symmetrica19 it is acceptable to begin with T2 "on" 
and T1 11 off11 and write the circuit equations, knowing they will hold 




Ir2 '4 • Re 
cl 
bi T1 T2 b2 
1 el 
Figure 5. Low Frequency Flip-Flop Equivalent Circuit. 
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The equivalent circuit for Figure 4 with T1 "o.f.f" and T2 "on" is 
shovvn in Figure 5o By connecting the emitters together and using a 
single emitter resistor, Re, an operating condition is established 
which permits one or the transistors to be cut off when the other is 
conducting. This would not be possible when using separate emitter 
resistors without additional d-c bias. Since this is a steady-
state circuit analysis, the pulse-shaping capacitors Cc and 06 are 
considered non-applicable and are omitted from the equivalent circuit 
of Figure 5o 
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For T 1 to be "off" and T 2 to be "on" .11 when using pnp transistors, 
the base voltage of T1@ Vbl' must be less negative than the emitter 
voltage, Ve; and for T 2 to be "on", its base voltage, vb2J> must be 
more negative than Ve• This means that the requirements for the exist-
ence or one stable state are vb2 <Ve and Vbl > Ve• Note that Ve is 
the same for both transistors. 
The use of Kirchhoff's voltage law to obtain the effect of the 
supply voltage, -Eccl> on Vb2 and Kirchhoff1 s current law to determine 
the effect of the base currentj Ib2, on Vb2 givess 
Substituting Ib ::: Ie ( 1 - o<) and rewriting 
+ (1) 
21 
Obtaining Vbl in the same way~ 
+ ' 
substituting Ic ~ 0(!6 and rewriting 
+ 0 (2) 
Combining equations (1) and (2) to obtain vb2 < VbP 
---,-- + -~-~----
< + 




20( = l 
0 (3) 
Thus the relationship between Re and R1 has been established for a 
given oe ., where o( = Ic/Ie for ea ch transistor • 
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To assure that the flip-flop does not operate into the saturation 
region, it is required that vb2 > V02 • Since Ve> Vb2~ it follows 
that Ve > V0 2 or 
+ 0 
Changing signs in the above expression, it becomes 
collecting terms and solving for I6 
0 
O(R1(Rb ,+ Re) 
Re+ -
Rb,+ Re ·:t- RL 
To assure that Ie is less than that indicated in equation (5), set 
Vb2 Ve 




=Ecc Rb Ie(l = o<)Rb(R0 + R1) 
then '"'Ie Re ~ vb2 ~ + 
Rb·+ R0 ··it R1 Rb,+ Re+ RL 
collecting terms and solving for Ie 
+ 
The output voltage for the 11 ori" transistor, T2, is 
The output voltage for the "off'" transistor, T 1, is 
The output voltage swing., b.V c' is then 
[ 
Ib Rb RL 
Rb + Re + R,L 
0 
( 1 = O<)Rb RL ] o 






... vb2 Ecc Rb ... 
~ -· 0 -
Re Ie R + b RC+ RL 
Let: tJ ';;. Rc/RL , A :a: Ecc/Ie 
then., (8) 





Ecc A Rb+ O<R1(Rb + Rc) 
Ece 
> 
A Rb+ o<R1(Rb + Re) A Rb 
inverting, :;;; + o<R1 o 
Ie Rb+ Re Rb+ Re 
Solving for Rb, 
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Alf 
Since o<<l is always true for junction transistors 9 then Rb< A'rljd.. = l\:R1 
will hold as o( g 1 is set o Thus 
(9) 
Substituting into equation (7) the followingi A ~ E00/Ie9 Rc ~ c1R1 ~ 
Rb ~ 2J (A - R1 ) j) and e : E0 c/6V c; 
:;:: re [o<R1(Rb +_ Rel • (1 • o<)Rb R1 l 
Rb + Re + R1 J 
6Vc ~ 
A 
[C(RL [o'(A = R1) + o'R1] = (1 ~)R1 t(A - RL)J 
[ If (A .,. R1) + ~RL + R1 
1 g: 1 .[ O(RL ~ (A - R1 + R1 + ~ - R1 ) = R1 a' (A--= R1) J 
A 6A = 1'R1 + 6R1 + R1 
0 
Rearranging as a quadratic equation in R1 
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Solving for R1 
"' -A[t€'(2oc - 1) 
... 
- ~ rnA {~e(20( -1) ~ 1 J 2 + 4~2(?(1 = oe~ t 
2 o'P(l ~ o<) 
(10) 
These equations compose a set which expresses the unknovm circuit com-
ponentj Rb, Rc, Re, and R1 j in terms of parameters which appear as 
specifications for the design of the flip-flop circuito8 The equations 
used are almost exact equations, io eo, few approximations have been 
made.I> the main one being that the circuit is linear. At the same time 
they are very lengthy and difficult to solve •. While these equations 
provide a good mathematical presentation of bistable operation9 their 
accuracy is, in fact, greater than the consistency of the parameters 
(namely 0() for various transistors. Because of the amount by which 0( 
differs for each transistorJ the accuracy of these equations is not 
necessary for circuit design. Hence, another method of analysis 
follows which is more general and more approximate. 
8Robert E. McMahon, "Designing Transistor Flip=Flops".1> 
Electronic Designj October 1955~ pp. 24=27. 
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Algebraic Analysis of the Flip=Flop 
While the preceding method of analysis provided a rather thorough 
mathematical representation of the bistable operation, it did not pro-
vide a simple and general method for flip-flop design. By taking a 
different approach to the analysis and making some intelligent assump= 
tions 9 a more general and more applicable method of analysis results 
which will now be presented,' ~!err~ch~diagram ~-
.. , ~~~,:,,-.. -, ........ _r 
Figure 4 and the corresponding equivalent circuit of Figure 5, consider 
the general analysis of the flip=flop. 
! There are certain operating conditions of the flip=flop, such as 
/ the two operating points, that must be selected with respect to the 
I 
/ transistor characteristics used. They are; E0 c, Ie, 1:::,.V0 ~ and ~ .9 
It is the purpose of this part of the thesis to derive equations for 
the unknowns Rb.11 R0 , Re, and R1 in terms of Ecc 9 Ie~ l::,.V c~ and ~, 
the latter group of which is either selected or otherwise specified 
for optimum operation. Since a negative power supply voltage is 
required for pnp transistors 9 it is designated =E 00 j where Ecc is 
positive. 
To obtain maximum switching speed upon receiving an input trigger 
pulse, the bistable multivibrator must operate without saturating 
either transistor. Thus, with T1 "off" and T2 11 on" in one of two 
stable states, the requirements are that vb1 > V9 and Ve= V02 > 0.2 
10 volts respectively. 
9 /3 = 
1 =O( 
lOsee Appendix A • 
Consider the regenerative feedback circuitry consisting of Rb, R0 , 
and the input impedances of T1 and T2• With T1 "off" and T2 11 on 11 ll the 
loading effect of the regenerative circuitry of T2 on T1 is an impedance 
Z2 :;: Rc + ~Rb Re/(Rb+ f3Re) » where ~Re is the input impedance11 of T2 o 
Since T1 is biased 11 off"s the regenerative circuitry is actually not 
loading Tp but merely drawing current from =Ecc' the effect .of which 
is to make Vcl less negative. Thus the loading effect of z2 on T1 is 
negligible. Since T1 is "off'' 9 !bl :::: 0. Thus, the loading effect of 
the regenerative circuitry for T1 on T2 is an impedance z1 !!l R0 + Rb. 
If Re and Rb are made large enough 9 their loading effect will be neg= 
ligible compared to R1 • For example» for ~ :;: 32 .3 and Ie a;; 3 ma (mini= 
mum~ and allowable emitter current of the transistors available) the 
current required to turn T2 "on" is 3% of Ie or 0.09 ma. [rb ~ (1 = O()!e 
~ (1 = 0.97)Ie !!l 0.03Ie ~ 0.09 ma]. Even with a slightly greater cur= 
rent required for regenerative feedback 9 this current 9 required for the 
feedback network of Rb in parallel with the input impedance of T2, is 
negligible compared with Ie ~ 3 ma. As~ increases 9 this feedback 
current decreases. 
Neglecting the loading effect of the regenerative feedback cir-
cuitry, and keeping in mind that Rb and Re are to be made as large 
as possible. 
llsee Appendix B. 
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Let !:::::.Ve~ Vcl = Vc2~ which is the voltage swing of the collector of 
each transistor as operation changes from one stable state to the other. 
It is logical that!:::::.Vc must swing over the mid=range of the =Ecc-to-





For T2 "onn to operate without saturating, Ve = V c2 > 0.2 volts 
is required. To obtain maximum voltage swingp operation must be as 
near saturation as possiblep which is Ve= vc2 'iit 0.2 volts. Enough 
information is now available to begin solving for the unknown curcuit 
components i 
=E + cc !:::::.Ve 
Re i:;;;;, 
2Ie 
To find R1 i 
Ie RL ~ =Ecc = Vc2 




f;l =Ecc = 







From the equivalent circuit of Figure 5J 
Re+----
where ~Re is the input impedance of T 2 11 on11 o 
Let the current through Re be Irl" Then 9 
Rb~ Re 
But Irl also flows into the impedance such that 
Rb+ ~Re 
6.Vc Rb~ Re 







Solving equation (15) for Rc 
(16) 
Rb~ Re 
Let B = "' 
Rb + ~Re 
6.Vc B 




Rewriting equation (13) in terms of B 
(18) 
substituting equation (17) into (18) 




substituting for Bits original value 
=Ecc 
vb2 "' "" 
6.Vc RL (Rb + \IBe) 
- + I + 1 
vb2 Rb~ Re 
"'Ecc 
Vb2 - - 0 
R1 R1 DiYc 
-+-+- .+ 1 
(19) 
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Rearranging and solving for Rb 
Substituting Rb of equation (20) into equation (16) allows Re to be 
determinedo Thus the unknown components have been determined in terms 










Numerical Systhesis of the Flip-Flop 
While the unkno'W.n circuit components of the flip-flop have been 
,,J_g~J._v~-~ --~n_ t_erms of __ ~~e_)~8£?meters Ecc, Ie» 6.V c, and ~, these para-
/ 
( meters have not yet been given numerical values o It is the purpose 
l.........._ .- . .......--~-...-....-. .,_-:,,..._. 
of tht~_ll..§l_t?yJon to show how th~se terms a_re given numerical meaning --- . ------·-·-- .... . . -- . -· ' -- .. . --- - .. -·--·· -- ·-· . ·--. ·--- ' .· ' -- -- . --
and to discuss their limitations and dependence upon the transistors 
·-------·::....,,-... ___ .__-.,--."-"• " " •" ··--. --.• -··•~--~- C~.···• - ·.·~••"•c•-•'•;-~ :,•~• .. -• -._,,,_ .. " "•• -··· ,•• " ·. ~ •• • '•• , ... ,.-,- .... ,.• .. -.-.. ·•_,.._ 
selected. As this is done 9 these parameters_are used according to 
...,.......,.--· -- '··· +c-'-·'° . -·•·· ·c.,,· .,, -· 
,;the---eq~tions -~f the preceding sectiorrto obtain numerical values 
I \-- -
/ for- the. unknown -circuit components oJ Reference is again made to the 
l - .... , .. , --·. - . .. 
~ ..... .__ .. -,_. __ . 
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schemat_iCl_A~agram of Figure 4 and the corresponding equivalent circuit 
of Figure 5. 
;:-..-""""'-
-~·--
These pnp ! The transistors available for use were IBM Type~. transistors had values of~ ranging from 35 to 200J with a mean value 
near 100. Because of the limited quantity of transistors with nearly 
the same ~ 9 the transistors selected for use were those having (3 
near 100. Hence., \3 is fixed by the transistors available. 
The power supply voltage must now be determined. Using pnp 
transistors, it must be negative; so the power supply voltage will 
be designated =Ecc, where Ecc is positive. Since the transistors 
selected were rated for a minimum punch-through voltage of 15 volts, 
choose Ecc = 15 volts to insure that no more than 15 volts will ever 
appear from the collector to the emitter of either transistor. 
Because of R1 and Re in series with the transistory this voltage 
will always be less than 15 volts. 
An opera.ting currentj) Ie» for the transistor that is "on"» must 
be chosen large enough so that a change in Ico with temperature will 
produce negligible change in IeY but small enough so as not to exceed 
34 
the power rating of the transistor. For the transistors selected, the 
maximum Ico = 50 microamperes and the maximum I 0 ~ 7 ma. Experimen-
tally, I 0 = 3 ma seemed to be the best choice-. 
To obtain maximum switching speed, the flip-flop must operate 
without saturating. For nonsaturating operation Ve .. V c2 > Veb ~ 
0.2 volt.12 But in order to gain maximum voltage swing, .6.V0 , oper-
ation must be as near saturation as possible. Hence, assume Ve - V02 
'¥ 0.2 volt. Then for T2 "on": 
=E 00 ~ I 0 (R0 + R1) = 0.2. 
The operating point for T2 "on" is shown on the transistor character= 
istics of Figure 6 as the point Ic ~ 0.3 ma, V0 ~ 0.2 volt. This is very 
near the saturation region, which is to the left of the knee of the 
characteristic curves. The load resistance Re+ R1 is represented 
by the d~c, load line from which the value of Re+ R1 is determined 
to be 
~vu 
C 15 volts 
For maximum stability and minimum switching time, many flip=flop 
designs13 use a collector voltage swing of approximately.6.Vc ~ jE0 c/2l. 
However, in order to obtain maximum voltage swing without sacrificing 
stability or switching time.I) use.6.V0 > IEcc/21 , choose.6.V0 ::: 10 
volts. 
12see Appendix A. 
13J. J. Suran and R. A. Reibert, "Two-Terminal Analysis and 
Synthesis of Junction Transistor Multivibrators 11 9 IRE Transactions)) 
Vol. CT-3 9 March 1956~ p. 37 •. 
Hnriznntal: 2 vo lts/division 
Vertical: n.5 ma/division 
Adj a cent curves: o.no5 ma/step 
Load line: R1 t 5 K 
Figure 6. Transistor Characteristics for .IBM Type a3. 
Note that.C.Vc can always be decreased by increasing Re; this in turn 
increases stability due to current fee<iba-ck. 
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At this point it is desirable and only logical that c.V c must swing 
over the mid-range of the -Ecc-to-ground potential. This means that 
for T 2 "on" and T1 "off"; 
-Ecc + !::l c -15 + 10 
vc2 = = - -2.5 volts -
2 2 
vcl = vc2 - 6,.V - -2.5 - 10 = -12.5 volts -C 
:; 766 ohms 
3 ma 
For T1 to be "off" and T2 to be 11 on11 without saturating$ it is 
required that Vbl > V91 and vb2 > vc2 respectively. But to operate 
T 2 near saturationj) set vb2 ~ V c2 ~ -2 .5 volts. Since ~ :; 100 for 
most of the transistors on hand and Ie ~ 3 ma as previously chosen, 
then 
Ie 3 ma 
100 
Now, let Irl be sufficiently large to furnish enough base current, 
Ib29 to turn T2 11 on".ll plus sufficient additional current for bias 
stabilization through R0 and Rb. In order to make valid the previ= 
ous assumption that the current drawn by the biasing resistors Rc 
and Rb and T2 is negligible compared with Ie:; 3 ma, Irl must be 
kept small enough so as n.ot to load the T1 side of the flip=flop 
and draw excessive current. For~~ 1009 the base currentj Ib2Y 
required to turn T2 11on11 is approximately 1% of Ie• Furthermore:, 
the current required to turn 11on11 and properly bias T2 is taken from 
the T1 side at a time when T 1 is 111off11 ; hencej) T 2 does not load T 1• 
Also, T1 does not load T2 when T2 is 11 on11 and T1 is vtoff11 ~ For Ib 






:;: .33 K • (22) 
Substituting equation (22) into (21) and solving for Rb 
but 
~ 41.6 K ~ R0 ~ 41.6 K = 33 K ~ 806 K 
(100)(766) :;: 76.6 K 
Rb(76o6 K) ~ 806 K (Rb+ 76.6 K) 
Rb(76.6 K = 806 K) ~ 660 x 106 
(23) 
The loading effect of the regenerative feedback circuitry (Re and R0 ) 
is on the transistor which is turned non"~ or T2 in this case. It is 
equivalent to placing R0 + Rb in parallel with R1 • But R0 + Rb ~ 42.7 K, 
or 9o35% of the 4 K load resistancej R1 o Compared with the variation 
in transistor parameters~ the load of the regenerative feedback cir= 
cuitry on T1 and T2 is negligible for purposes of design calculation. 
However, increasing R1 to compensate for this loading effect would be 
quite in order to make calculations more exact. 
Experiment has shown that care must be taken not to make Irl too 
small by choosing values of Rb and Rc which are too large. While Rb 
and R0 are bias resistors, they are also discharge paths for the junc-
tion capacitances of T1 and T2 and any other capacitances which might 
be inserted into the circuit for pulse shaping purposes. Consequently, 
Rb and Rc should be made as small as possible~ without drawing excessive 
_) 
J 
current 9 in order to obtain maximum switching speed and stability of 
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operating point. Therefore, optimum design calls for Rb and Re to be 
large enough so as not to load the flip=flop circuit, but small enough 
to obtain maximum switching speed with minimum rise and fall timeso 
These conclusions were verified by experiment. 
It has previously been established that the flip=flop shall operate 
non-saturating; L e. 9 when T2 is "on"j the operating point is not in 
the saturation region of the transistor. However, with all the approx-
imations and assumptions that have been made in calculating Re, R1, Rb, 
and Re, the resulting flip=flop may or may not operate without satu-
rating. This is especially true because the operating point for T2 
91 on11 was selected in the non-saturating region but as near to satura-
tion as possible in order to gain maximum output voltage swing9 6.V0 • 
However 9 any adjustment of the operating point either toward satura-
tion or away from saturation can easily be made experimentally by 
slightly changing the value of Rb until the proper operating point 
is obtained. For example)) the calculated value of Rb~ 10 K gave an 
operating point that was slightly in the saturation regiono By re-
ducing Rb to S.2 K~ the operating point was brought out of the satua 
ration region for optim'UJ!l operation. Thie experimental adjustment is 
possible and also necessary because Rb is dependent upon~, as shown 
in equation (2.3)o This dependence is such that a change to tran.,, 
sisters of higher~ requires that Rb be decreased. 
CHAPTER IV 
THE 11 AND11 AND "OR" CIRCUITS 
Introduction 
It is very necessary that the individual computer operations, 
such as addition, subtraction9 multiplication, transfer, storage, 
etc~j occur at the right instant of time. Otherwise, for examplej 
addition might occur before the addend has been t~ansferred to the 
addend register, or a storage operation might occur when the proper 
information is not available for storageo Failure is always the 
result when operations are not timed for proper sequence. In computer 
operation, time is measured in microseconds. Each operation normally 
requires only a few microseconds for its completion, and many oper-
ations occur simultaneously. As a result of such rapid operation, 
the timing of the individual operations must usually be controlled 
to within a microsecond. 
At present, the most feasible means to accomplish precise timing 
is with pulses of electrical energy. Pulses with widths in the order 
of' a few microseconds and with rise and fall time·s in the millimicro"' 
second range are now easily generated and are quite practical for 
timing electronic circuitryo The adder circuit presently under con-
sideration must include the necessary circuitry for commanding the 
11 add11 operation at the right instant of time. It is the "and" 
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circuit which inc()rporates the timing pulses ( called "add pulses'') 
into the add operation. The "and" circuit allows the add pulse to 
pass through and complement the augend flip=flop when the addend 
register contains a 11 111 as depicted in Figure 3. This is the elec= 




Theory of Operation of the 11And11 Circuit 
Boolean algebra14 lends itself to the mathematical expression of 
switching circuits because the digits 11 011 and 11 111 $ which are basic to 
the binary number system» can easily be represented by two different 
values of electrical potentialo Furthermore, electrical circuits used 
for switching purposes readily perform the basic operations of Boolean 
algebra, namely "or"ll "and"ll and "not"o A convenient means for rep= 
resenting a complex switching circuit and making obvious its operation 
without drawing the circuit is provided by Boolean algebrao It is the 
purpose of this section to explain the operation of the "and11 circuito 
In Boolean algebra, the term 11and" denotes the intersection of 
two or more sets or classes and normally conforms to the commutative 
and distributive laws in the same fashion as multiplicationo In fact, 
the "and" operation is usually expressed by the multiplication symbol 
11 0 91 or "x"o Since "0" and 111" are the only digits used to make up 
the complete binary number system to which Boolean algebra applies, 
the "and" operation applied to 11011 and 11 111 can give only the following 
resultsi 
0 XO 8 Q 
0:X:180 
1 XO :l: 0 
1 X 1:;; 1 
The digits 11 011 and 11 111 can be represented electrically by two 
different values of d-c voltage or currento The values of voltage 
or current used depend upon the types of circuits selected to perform 
tpe "and" operationo These circuits could be composed of relays, 
14Montgomery Phister, Jro, opo cito, Chapters 3 and 4o 
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vacuum=tubes, transistors, or diodes. Because of the desire for min-
iaturizationjl power amplification, pulse type output from input pulses, 
and because of the components available$ transistors were used in the 
"and" circuit. 
In the design of a transistor "and" circuitjl it is desirable that 
there be no shift in the operating point and that there be a maximum 
voltage swing at the output. This was suitably approached by choosing 
a signal voltage for 11 011 that cut off the transistor and a voltage for 
11 111 that would drive the transistor into or very near saturation. 
Because maximum switching time was not a major consideration, the 
limitation being in the flip=flop, operation into saturation was se= 
lected as an easy means to achieve stability. In Figure 7, R1 was 
made large enough to prevent excessive emitter current when both tran-
sisters are turned 11 on 11 • To satisfy the above requirements, 11 011 was 
represented by O volts and 11 111 by +10 volts. Experimental evidence 
showed this to be very satisfactory.; Note that ~V c :; 10 volts for 
the flip=flop. The "and11 circuit must operate satisfactorily with 
inputs of that magnitude. 
The 11 and11 operation can best be accomplished by connecting the\ 
transistors in series l5~._:·~_fgJ;'_Ql2~:r11t1Q1L.~~milar to the multi=gr,!,t-J 
gating vacuum=tu~.~J··~:~ there are two differ~~~~-·~i;·;~:;;~~iura= 
M --,,, ,,c~,,,__,4. _,7'o--,. 
-'1.=~"'- .. ~,ca..."'-'~,.«" ¥~ 
tions which can be usedo They are shown in Figures 7 and 8 where A 
15110yd Po Hunter 9 Handbook of Semiconductor Electronics, 
McGraw=Hillj New York~ 19569 pp. 15=65 to 15=66. 
16Richard F. Shea$ Transistor Circuit Engineeringffe Wiley, 
New York~ 1957, pp. 317=321. 
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and B are the two input voltages. This assembly of transistors-i;ri,,~. 
\ -----·~-·-~---~"-~~"-----·-- .. . 
series may be connected te~,~h_e: in grounded emitter form, as sho'Vl7ll in 
~---·-""~•-c;,,..,,;,_,;;.;..,-c•· ->- ~ '.''GC. .... +;-11:0"-;'~1:,···- .. 
Figure 7, for voltage amplification, or in the emitter follower con-
nection,~,,:'as shown in Figure 8, f°.r c~~i.._aJ}Q-_J2QJi'er~J3,fill?}!f!?!:~.~~n. 
~+-,o::,.-.,JF..F.,...;:;.s,.~;,;\'.%>''t"1'_~·~~w·.w.-:.·~"',iir:•-~r:."'-·'"'''"'.;.:.::-:-:.....,.,,.,~6 """~--
S ince a logical circuit, such as the "and", is usually employed to 
drive many following stages of circuitry in modern computer usage, - _.;.· .. •.,· ,._ __ ~ ..... ---~.;, ,-... -· -- ..... , .. _ ... ___ ....._.·. ~~--········-·--
· ···-------- --·· ··:. 
tlie-emifter foll~wer circuit of Figure 8 was chosen for development 
- ' " , ._., --- - - ...... - .. -
in order to supply the load power requirements. 
>--- Output A x B 
Input A ---------...-------1 
Figure 7. Grounded Emitter "And" Circuit. 
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Input A 
~--Output A x B 
Figure 8. Emitter Follower "And" Circuit. 
+15 volts .~ 
Input 1 
Input 2 
100 K 100 K 3.9 K 
Figure 9. Typical Emitter Follower 11And11 Circuit. 
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I Now~ consider the curcuit operation when imputs A and Bare 
I applied in each of their possible combinations. First, let A ::: 11011 













' i ., 
; 
both T1 and T2 to be cut off. Hence, the output voltage is O volts 
satisfying the condition Ox O: O. 
Let A = 11 01.1 and B = "l" which means A z O volts and B g: 10 volts o 
T 2 is thus turned "on" such that V c2 - V e2 = 0.2 volts, but T1 is 
turned "off" such that no emitter current, Ie., flows; hence, the out-
put voltage is O volts satisfying the condition Ox 1 = o. 
Let A B 11111 and B = 11011 which means A g: 10 volts and B = 0 volts. 
This time T2 is cut off and T1 is turned "on", but no emitter current 
flows; hence, the output voltage is O volts satisfying the condition 
1 x O ~ 0 as in the preceding paragraph. Note that when one tran-
sister is 11 on11 and the other 11off", almost the entire potential of 
} Ecc appears from collector to emitter of the transistor turned "off". 
I 
/ Hencej Ecc must not exceed the punch-through voltage of the transistors 
/ used. 
i 
j Finally, let A ::: "l" and B ~ 11 1" which means that both A and B 
! equal 10 voltso Both T1 and T2 are turned "on" such that maximum 
emitter current flows; hence, maximum voltage appears across Re equal 
to I 8 Re making the output voltage approximately 10 voltso This 
satisfies the condition 1 x 1 :;.: L Thus, all the possible combina·= 
tions of 11011 and 11 1" that can be applied to two inputs have been con-
sidered. This assembly of transistors-in-series is not, however, 
limited to two transistors. Three or more transistors can readily 
be connected in series to perform the "and" operation, the number 
required being one transistor for each inputo 
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The preceding description of operation is true for the transistors-
in-series connected in the grounded emitter configuration (Figure 7), 
and for small signal operation of the emitter follower connection (Fig-
ure 8). But the theory of operation fails to hold for large signal 
operation of the emitter follower connection of Figure 8. This was 
discovered experimentally when the typical "and" circuit of Figure 9 
was tested. The two possible voltage levels for input 1 were selected 
as either O volts or 10 volts, making the collector voltage of T2 
approximately O volts or 10 volts respectively. Input 2 consisted 
of 2=volt pulses, 5)-lsec wide 9 occurring at a rate of 2000 ppso 
The unpredicted result was that the pulses of input 2 appeared at 
the output with approximately the same amplitude as at input 2 regard-
less of whether input 1 was O volts or 10 volts. 
The cause of this apparent feed-through from input to output 
illustrates the basic difference between the transistor and the 
vacuum tube. In normal Class A operation, the control grid of the 
vacuum tube is biased negatively to the extent that this grid never 
draws current even with maximum input signal. Conversely, the cor-
responding base of the npn transistor is cut off anytime the base 
is negative with respect to the emitter. Hence the base must nor-
mally operate in a region which is positive with respect to the emit-
ter in which case the base draws current. As a result 9 when Vc2 ~ O, 
as it is when input 1 is O volts 9 the p-n junction of the base to 
emitter appears as a diode which passes the input signal on to the 
output as shown by the equivalent circuit of Figure 109 and tran-
sister action does not exist. On the other hand, when the grid of a 
vacuum tube is biased negativelyj this diode action cannot exist. 
b e 
Input 2 -----r----+--_...i--_---,-----Output 
100 K 3.9 K 
Figure lOo Diode Equivalent Circuit for T2 "On" o 
When the collector potential, Vc2 j of T2 is approximately 10 
volts, the diode action between the base and emitter of T2 is mod-
ified to the extent that transistor action exists 1 and the input 
impedance into the base of T2 is much greater than when Vc2 is 0 
voltso This is in agreement with transistor theory in that the diode 
equivalent circuit of Figure 10 is replaced by a transistor equiv-
alent circuit which has an input impedance of f3Re, where f is the 
current gain for the grounded emitter configuration 1 and Re is the 
emitter resistance external to the transistoro Since most of the 
transistors used in the experimental circuitry had~> 50, the input 
impedance was greater than 50 x 3.9 K ~ 200 Ko But as shown in Fig-
ure 9~ this transistor input impedance is in parallel with a 100 K 
bias resistor making Zi ~ (100 K)(200 K)/(300 K) ~ 67 K as shown in 
Figure 11. Conversely, Zi for the diode equivalent circuit of Fig-
ure 10 is Zi I!.'! 30 + 3 .9 K ~ 3 .95 K» where 30 ohms is the forward 
resistance of the equivalent diode. 
In view of the pulse feed-through problem previously discussed, 
the most logical thing to do would have been to discard the typical 
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For Input l = O volts For Input 1 = 10 vol ts 
330 t,Af 






Output 2 V 1.8v 
Figure 11 
Equivalent Circuits and Waveforms for Capacitance Input. 
circuit of Figure 8 and choose the grounded emitter configuration of 
Figure 7 for the "and" circuit to be used, because it was knovm to 
t t . f t 'l 17~18 H th' ld h 1 ft opera e sa is ac ori y. oweverj is wou ave e many 
problems yet unsolved concerning the emitter follower circuit. Fur= 
thermore, the output of the common emitter circuit is inverted with 
respect to the inputj and an inverter is required to regain the "and" 
result. Also, the common emitter circuit provides voltage amplifica-
tion, but it must be followed by an emitter follower stage if suffi= 
cient power is to be obtained to drive several following stages. 
17 
Shea, op. cit. 
18 Hunter, op. cit. 
Hencep the idea of the emitter follower "and" circuit was not given 
up. 
Experimentation revealed that it was possible to use the emitter 
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follower 11 and 11 circuit. In fact, it was made to operate quite satis-
factorily. Use was made of the fact that Zi of input 2 is much great-
er when input 1 is 10 volts than when input 1 is O volts. 
By connecting a capacitor in series with input 2, the output 
becomes the derivative of the input 2, but the difference in time 
constants is such that the output is greater when input 1 is 10 
volts than when it is O volts. Equivalent circuits and waveforms 
are shovm in Figure 11. It can be seen that much more pulse energy 
is available at the output when input 1 is 10 volts than when it is 
0 volts. With the "and" circuit connected as shovm in Figure 3 and 
with input 1 equal to 10 volts, the minimum pulse signal at input 2 
required to trigger the augend flip··flop is 1.5 volts peak. Like-
wise, the maximum pulse signal at input 2 above which a change in 
input 1 from O volts to 10 volts has no control over triggering the 
augend flip-flop is 2.2 volts; i.e., when the 5}-{sec pulses of in-
put 2 are greater in peak value than 2.2 volts, the feed-through 
from input 2 to the output is great enough to trigger the augend 
flip-flop regardless of whether input 1 is O volts or 10 volts • 
. Satisfactory operation can also be obtained by inserting a 
resistor in series with input 2 instead of a capacitor. ~ulses of 
2-volt amplitudes and 5~sec widths are again applied at input 2 as 
shovm in Figure 11. Equivalent circuits and waveforms similar to 
Figure 11 are shown in Figure 12. As in Figure 11, it can be seen 
in Figure 12 that more pulse energy is available at the output when 
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For Input l = 0 vol ts For Input l = 10 vol ts 
4. 7 K 4.7 K 
Input 2 ,---,.---Output Input 2 r-,,----Qutput 
3.9 K 67 K 
Output ______ __,_ - - - - ---
Figure 12 
Equivalent Circuits and Waveforms for Resistance Input •. 
input 1 is 10 volts than when it is O voltso With the 11and11 circuit 
connected as shown in Figure 3 and with input 1 equal to 10 volts, the 
minimum pulse signal at input 2 required to trigger the augend flip-
flop is 2o3 volts peako Likewise, the maximum pulse signal at input 
2, above which a change in input 1 from O volts to 10 volts has no 
control over triggering the augend flip-flop, is 5.8 volts. Note 
that the use of a series resistor allows a greater variation in the 
pulse amplitude of input 2 than a series capacitoro However, the 
rise and fall time of the output pulse for the series resistor cir-
cuit (Figure 12) is quite long; so long, in fact, that a circuit 
being triggered by it might receive a delay of e microsecond or two 
For Input l= 0 volts 
4.7 K 
For Input 1 = 10 volts 
4.7 K 
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Input Output Input 2 Output 
3.9 K 67 K 
Figure 13 
Equivalent Circuits and Waveforms for R-C Input. 
until the amplitude of the output pulse becomes high enough to trigger 
the circuit. This would be unsatisfactory for miscrosecond timing. 
Since the series capacitor of Figure 11 has a fast rise time but 
falls off rapidly as a differentiated pulse~ and the series resistor 
of Figure 12 has a slow rise time but builds up to a maximum value 
within 5)-lsec; a capacitor=resistor combination should be satisfactory. 
Equivalent circuits and waveforms of such a circuit are shown in Figure 
13. Pulses of 2=volt amplitudes and 5,µ.sec widths are again applied 
at input 2 as shown in Figure 11. Note that the difference in pulse 
energy for input 1 ~ 0 volts and input 1 g 10 volts is much greater 
in Figure 13 than in either Figure 11 or Figure 12. With the "and" 
circuit connected as shown in Figure 2 and with input 1 equal to 
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10 volts$ the minimum pulse signal at input 2 required to trigger the 
augend flip-flop is 1.5 volts peak. Likewise, the maximum pulse signal 
at input 21 above which a change in input 1 has no control over trig= 
gering the augend flip=flop, is 2.3 volts. 
As a result of the above analysis and experimentation, the final i 
11 and" circuit that was selected is shown in Figure 14. Note that the 
effective feed-through can be further reduced by decreasing the emitter 
resistance, R, which in turn lowers the input impedance. This has a .....--~-.,,,. e _ . .,..,..=---·-=,.....,,,,..""""""""' .... ":.:_ ....... , .. .,,,...,, .......... .::..,,'1'_,:.•.,;.~ ...... ,:~~ .... -. •. ~-.,.,. • .,,,-::_ ... =,.,-",~-=-=n-. ... ,.i.  .;,',a'<:/ .. ,.,;;;.·~~..,_,:"! ==-=--"'=" ........... ~,:.,.:.:, __ .... 
shunting effect upon the input pulses which reduces the output when 
either transistor is cut off. If it were deemed necessary to decrease 
- s !C~\,,<I).,. Hh~lJr'_,(.1,,_:e~.i_--,,...-..,~?~.,.,-,•-"""""'h,'.S"l'~f.O:"'"./"""u.·y-,~,••.-; .··.,,.,. ' •. ,_.,, ... ,-·, .,-, '-·' ., •..••• _,., -,,.~. ,,:.''\"''---.-- "•··~·. ·-~·-·• •.• .. • ._;)>~~•,, • .,..._i;:,>;;~,'"::'_.,,~--'u"f; 
. Re, the same analysis used in tlL~,. ,Pt:E:!ceqJng pages can be used to 
-·-·,,._,-••",\.,_., __ ,..,H .............. J.,•:>',,,•,,•\•••''~.·-•>"•.~._P,~•.' ,••••,••,'••,o'• •. ,, .. a•':•:~· .,, • . '••, '•,a,,,,,, ,,,,H'•'•y, :,.' 0 ,''.,••,..,.;(,'•,:':',"",•~.--.,:•:..;..,:~:,.,:-~,,.• 
arrive at a new final circuit. For minimum feed-through, Re must be 
~~~-:;-,,--_-..q-t,,,:.~,-:--.,,..,-,·J~,.....z.,c,• ........ .,;.,;.·.···--.·: .. ,J .. r.,-~_-·, .• -;.,.,,,:; __ ...__ ..... ""-,., ... -.. ··, J" • • , -.,,:.·,,:_····,.-_,., •• ,.,· •••• ,·._ •• --;---- .-.. •• -, , , ., • 
as small as possible, yet large enough to prevent excessive emitter 
r______............,...c."'-"•""""'.......-.:.«c'..~ •. ;_.\c.,,,._.,,;,,~_..,...,,...,.,_,_,.,,,, t ,. · • · • ,;,,, ·,. ·:, ···-·;·".•, ... . :,·. • ,-,-:.••· .;~•···:-; ·.,,, ,.,,,~-",-.,""7-'.' ."";.-'.''"···, .•',c'-~,:·;::·:.-..,....--;:_..:- ,:·,.;. __ :_::·~'.-<··,"·.-~·,:·;·o, 
current through T1 and T2 and large enough to make the input impedance 
,..-_.._,..,.-.._,.,..::. .-, .. .,:..:....,',•""-'S• . .......... ..;,_.~,,•,,'.,,,,.·, _ _,_ ~.•:. ,._,;·\:•-., · ... , • ;..-."' •.·,·:•, --.·.·., ~.,_ ... ,.....,~·~--;·•.•"'l.....,,.~.,.....,,_.,..,_,..,;,~;,:.,'.';" .. :~:·_· ... ~-,-<.-• ...,._.':'_._.,..':' _..,,. __ ,. __ «.,):=,•...,..,-.·xY.•--<.a'\i~<1;,~·-';,<.·as~·;· •• -c.,-... · .~< ,• ·-. -• .•:·· .... · 
sufficiently high so as not to load the preceding circuitry excessively o 






Figure 140 Final Emitter Follower "and" Circuito 
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Theory of Operation of the 11 0r" Circuit 
Whereas "and" is the Boolean algebra expression represented by 
the multiplication symbol "x" !I ''or" is the boolean algebra expression 
represented by the addition symbol 11 +11 o Since 11 011 and 111 11 are the only 
digits used to make up the complete binary number system to which 
Boolean algebra applies)) the "or11 operation applied to 11 011 and 11 111 
can give only the following resultsg 
O + 0 :;: 0 
0 * 1 ~ 1 
1+ Oaa:l 
1 + 1 ~ 1 
In general, the same circuit requirements which exist for the 
"and" circuit also exist for the 11 ort' circuit; L e., the requirements 
for power and switching speed of both the "and" and 11 or 11 circuits are 
essentially the sameo Therefore, transistors were chosen to perform 
the "or" operation in order to obtain miniaturization, power ampli= 
fication, pulse type output from input pulses, and because of the 
components available. 
To assure no shift in operating point and to provide maximum J 
voltage swing at the output 9 a voltage should be chosen for 11 011 that 
will cut off the transistor to which it is applied. Likewise, a volt= 
age should be chosen for 11 1" that will drive the transistor} to which 
11 111 is applied~ either into or very near saturation. R1 must be made 
large enough to prevent excessive emitter current when either or both 
transistors are turned 11 on 11 • To satisfy the above requirements, 11 011 
was represented by O volts and 11 111 by 10 volts. (This was verified 
by experiment to be very satisfactory). 
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1-------- Output A + B 
Input A -------1 f---.---Input B 
Figure 15 o Grounded Emitter "0r11 Circuit. 
Whereas the "and" operation was accomplished by connecting tran-
sisters in seriesll the 11or 11 operation is accomplished by connecting 
r·-:,,__.,. 
transistors in parallel.~~Likewise, there are two different 
circuit configurations which can be used. They are shown in Figures 
15 and 16, where A and Bare the two input voltages~~~. assembly 
of transistors=in-parallel may be connected either as grounded emit-
ter (Figure 15) for voltage amplification or as emitter follower (Fig-
ure 16) for current and power amplification. Since logical circuits 
such as the "and" and 11 or" are usually employed to drive many following 
19 Hunter, Opo cit. 
20 · Shea~ opo cito 
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Input A----.-----; 1-------~-Input B 
Output A + B 
Figure 16. Emitter Follower "Or" C.ircui t. 
+15 volts 
Input 1 i------.--:Cnput 2 
~-- ·Output 
100 K 3.9 K 100 K 
Figure 17. Typical Emitter Follower "Or" Circuit. 
stages of circuitry in modern computer usage, the emitter follower 
circuit of Figure 16 was chosen for development in order to satisfy 
the load power requirementso 
Nowp consider the circuit operation when inputs A and Bare 
applied in each of their possible combinations o First let A :;: 11 011 
and B :;: 11 011 • This means that A ::;; 0 volts and B :;; 0 volts which cause 
both T1 and T2 to be cut off. Hence, the output voltage is O volts 
satisfying the condition O + 0 ::: Oo 
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Let A ::; 11 011 and B ~ 11 111 which means A :: 0 volts and B :: 10 volts. 
Tl is thus turned "off", but T2 is turned "on" such that Ve:: Vbl = 
0.2 volts, making the output approximately 10 volts and satisfying 
the condition O + 1 ~ lo 
Le·t A = 11 111 and B m 11 011 which means A ~ 10 volts and B is O volts. 
T2 is thus turned 11 off 11 ffe but T1 is turned 11 on 11 such that the output 
is vb2 - 0.2 volts, which is approximately 10 volts, satisfying the 
condition 1 + 0 is 1. 
Finally, let A :s "111 and B :s 11 111 which means that both A and B 
equal 10 volts. Both T1 and T 2 are thus turned 11 on" such that maximum 
emitter current, Ie, flows; henceJ maximum voltage appears at the out~ 
put across Re equal to Ie Reo But this output voltage can be no 
greater than (Vbl ~ vb2) = Oo2 voltsJ which is approximately 10 volts. 
This satisfies the condition 1 + 1 ~ 1. Of course, this assembly of 
transistors=in=parallel is not limited to two transistors. Three or 
more transistors can readily be connected in parallel to perform the 
"or" operation 9 the number required being one transistor for each input. 
Whereas the purpose of the nand11 circuit is to keep a positive 
input signal out of the output unless both input signals are positive:) 
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the purpose of the 11 or 11 circuit is to pass each positive input signal 
on to the output regardless of which input has the positive signal. 
The resulting difference in operation between the 11and 11 and "or" cir-
cuits is enough to eliminate from the "or" circuit considerations one 
basic problem encountered in the "and" circuit; i. e °' the problem of 
feed-through 9 which existed in the "and" circuit.l) does not exist in 
the "or" circuito Since feed-through is the unwanted result of a 
positive signal feeding through from the base to the emitter of a 
transistor, it is no problem in the "or" circuit because each positive 
signal~ which appears at either or both inputs~ must also appear at 
the output in amplified form in order to perform the "or 11 operationo 
The typical circuit of Figure 17 was connected into the adder 
circuit as shown in Figure 3 for testing. Input 1 handled the carry 
pulse from the next lower order digit flip~flop. The carry pulse 
has the characteristics shown in Figure 18. Input 2 carried the 
modified add pulse from the "and" circuitJ the modified add pulse 
having the characteristics shown in Figur(LJ.9. The two input pulses, 
,-----------~-:;;..._...c.;.,-·--'-";.:.=· _- "'·-· --"'=-~ 
shown in Figures 18 and 19, are seen to be very different in ampli-
tude; however.9 the 11 or11 circuit passed both input pulses on to the 
output with power amplification and little or no distortion or attenu-
ationo Neither of the input pulses interfered with the other in any 
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Figure lS o Carry Pulse from Lower Order Digit o 
tl ____ _l 
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Figure 190 Add Pulse Input to the "Or" Cfrcuito 
CHAPTER V 
THE PERFORMANCE OF THE ADDER 
The purpose of this chapter is to consider those problems which are 
peculiar to the system but were not obvious at the time the flip-flop, 
"and", and "or" circ~its were synthesized. The first problem involves 
the synthesis of a pulse delay circuit. 
Because of the feed-through problems in the "and" circuit (Chapter 
IV), the input trigger pulses must be kept small. Therefore, the flip-
flop following the "and" circuit must be able to change states upon 
receiving this small trigger pulse. (The trigger pulse has an amplitude 
of approximately OQ2 t::Nc). Small input trigger pulses along with the 
desire for higher switching speed motivated the writer to develop some 
pulse steering techniques. 
Because the base is the control element of the transistor, less in-
put pulse energy is r~quired to trigger the flip-flop at the base than 
at the emitter or collector. Since each input trigger pulse must switch 
the flip-flop to its other stable state, these pulses must be applied to 
both transistors in such a way that the "off" transistor will be turned 
"on" or the "on" transistor turned "off". This.,i-s accomplished by arrang-
ing the di6des D1 and D2 along with the capacitors c3 and c4 as shown in 
Figure 20. 
It was found experimentally that the pnp transistors of the flip-
flop can be triggered faster and with ~ess pulse energy by positive 
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input trigger pulses, whereas npn transistors are better triggered by 
negative pulses. The positive trigger pulses cause the flip-flop to 
change its state by turning the "on" 1;,ransistor "off". But this same 
trigger pulse is also app+ied to the other transistor, which is "off". 
Its effect is to turn the ''off" transistor farther "off". Hence, the 
trigger pulses at the base of each transistor are essentially opposing 
each other. This makes triggering less efficient than if the input 
pulses were applied to only one transistor at a time. .This difficulty 
·, 
is remedied, however 9 by the resistors Rg and R9, which serve to back 
bias the diodes according to the state of the flip-flop. For example, 
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for T1 noff" and T2 "on" 9 the potential at the anode of ~l is negative 
with respect to ground. Hence, a positive input trigger pulse is blocked 
from entering the base of T1 • Because the anode potential of n2 is near 
ground, the positive input trigger pulse can enter the base of T2 to 
turn it "off". ,Experiment has shown that the resistors Rg and R9 of 
Figure 20 have actually increased the switching speed of the flip-flop 
and decreased the required amplitude of the input trigger pulses. 
For Figure 20 the following values are used: 
R1 = R2 = R12 = R17 = R13 = 3.9 K 
R3 = R4 ·= R19 = 33 K 
R5 = R6 = R20 = R21 = 8.2 K 
Rr, = R22 == 680 ohms 
Rg = R9 = 22 K 
R10 = R11 = RlJ = Rl4 = 100 K 
a15 = L8 K 
R16 = 4o7 K 
CARRY TO 
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Figure 20. An Adder for One Binary Digit. I-' 
Cl= c2 = c9 = 500;y.(f 
0.3 = C 4 = 1000 ),1.))-f 
c5 = c7 = 390 ;-tj-lf 
06 = 330 JAJJ-f 
c8 = 0.01 )J.f 
c10 = 0.1 µf 
D = D = D = IN 48 1 2 3 
T1 = T2 = T7 = Tg = IBM type 08 (pnp) 
T3 = T4 = T5 = T6 = IBM type 58 (npn) 
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In order to provide a delay for the carry pulse to the next order, 
a monostable multivibrator was incorporated. Whereas the bistable multi-
vibrator (flip-flop) has two stable states, the monostable multivibrator 
has one stable state and one semi-stable' stateo21 While the bistable 
multivibrator can be switched from one stable state to the other by an 
input trigger pulse 9 the monostable multivibrator can be switched only 
from its stable state to its semi-stable state by the same type of trig-
ger pulse. Switching from the semi-stable state back to the stable state 
is accomplished automatically without an input trigger pulse after a 
predetermined lapse of' time • 
The monostable multivibrator is similar in construction to the flip-
flop as shown in Figure 200 In fact, a bistable flip-flop can be made 
monostable by replacing one of the resistors, R3 or R4, by a capacitor, 
21Millman and Taub, op. cit.~ pp. 174-1870 
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c8• While this is not a good design technique, it was done in this case 
because this conversion satisfied the circuit requirements. 
As shown in the adder of Figure 3j a device is needed to delay the 
carry signal generated by each augend flip-flop for the period of time 
required to add the addend digits to the corresponding augend digits so 
that the partial sums appear in the augend register. Then the carrys can 
be added to the p:i.rtial sums as they occur. Because of the transistors 
and components available$ the monostable multivibrator was chosen as the 
dev'ice to delay the carry signal. All that is required of this delaying 
device is that its output be a pulse capable of triggering the augend 
flip-flop and that this output pulse be delayed with respect to the input 
pulse. This means that the waveforms of the monostable multiyibrator are 
of no concern as long as the desired output pulse can be obtained at the 
required time. 
The above requirements can be satisfied by merely replacing R3 of 
the flip-flop with the capacitor Cg whose value is determined by the 
approximate delaying time, ~R22 R20 Cg/(~R22 + R20). The delaying time 
must be greater than the switching time of the flip-flop. To assure 
ample switching time, a delay time of 100)-lsec was chosen. The dif-
ferentiated output of the monostable multivibrato~, which is the delayed 
pulse shown in Figure 25, is the carry pulse. 
Now that all of the circuits for the adder have been developed, 
the next step is to assemble these individual circuits according to 
the block diagram of Figure 3 to form the addero According to Figure 
3, the proper circuit assembly for adding one order of binary digits 
is the one shown in Figure 20. This assembly contains the necessary 
circuitry for adding in a carry from a lower order digit and generating 
a carry for a higher order digit; hence, it is capable of performing as 
a part of a larger system and adding digits of any order in multi-digit 
numbers. 
For testing, the circuit assembly of Figure 20 was fabricated on 
the circuit board as shown in Figure 21. For demonstrating the addition 
of two four-digit binary numbers, four of these circuit boards were 
fabricatedo 
Now consider the actual performance of the adder. Referring to 
Figure 20, the add pulses required to properly trigger the augend flip-
flop were the 6/"-sec, 2.2-volt pluses shown in Figure 22. The width of 
these add pulses could vary from 4).\sec to 100).(sec without affecting 
the add operation, but the tolerable variation in pulse amplitude was 
from 1.3 to 2o3 volts peak. Above 2.3 volts the pulses fed through the 
"and" circuit and triggered the flip-flop. 
For the input trigger pulses shown in Figure 22, the output wave-
form of the fliP-flop output is approximately 0.4).A.sec while the fall 
time is 4).J.sec. The··maximum rate at which the input trigger pulses can 
occur, with each pulse switching the flip-flop, is 20,000 pps. 
The differentiated output of the zero side of the augend flip-flop 
is the trigger pulse for the monostable mult1vibrator (delay circuit). 
The output of the monostable multivibrator is shown in Figure 24. Since 
a pulse must be used to trigger an augend flip-flop~ the carry signal 
must be a pulse. Hence the output of the monostable multivibrator is 
differentiated producing a carry pulse~ which is delayed with respect 
to the add pulses, as shown in'Figure 25. 
The primary limitation on the overall speed of addition is the 




Fabricated Circuit Board for Adding One Binary Digit. 
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circuit to aid the switching of the flip-flop with their transient charge. 
While these capacitors enab1e the flip-flop to switch on a lower vo1 tage 
input trigger pulse, their capacitance increases the rise and fall times 
of the flip-flop decreasing the maximum switching time. Removing these 
capacitors, however~ requires that a larger input trigger pulse be usedo 
The switching speed can also be increased by adding a 0.01)..lf capacitor 
in parallel with ~o As do c1 and c2, this capacitor produces a tran-
sient effect which aids in the switching of the flip-flop from one stable 
state to the other o Since the monostable delay circuit is essentially 
the same circuit as the flip-flop~ the above discussion applies to it as 
well. As the switching speed of\the flip-flop is increased~ the delay 
time of the carry pulse can be decreased. This, of course, must be done 
to increase the overall speed of the add operation. If the necessary 
delay was sma11 enough, it wou1d be more economical to use a passive 
de1ay line rather than a monostable multivibrator. 





Figure 24. Output Wavefnrm of 



















The main problem for this thesis was the development of the basic 
digital computer circuits using transistors. These basic circuits are 
the flip-flop, the "and" circuit, and the "or" circuit. To facilitate 
the operation of these basic circuits together as a small system, a 
simple binary adder was developed. 
The thesis was begun with a verbal, logical development of the 
binary adder. The result was a block diagram of a system for which the 
basic computer circuits were to be developed. Next the basic circuits, 
the flip-flop, the "and" circuit, and the "or" circuit~ were developed 
individually and in that order. 
Finally, these circuits were fabricated on circuit boards, according 
to the block diagram for the system, and tested. The system performed 
in accordance with the way it was designed to perform~ i.e., the system 
will correctly add two multi-digit binary numbers. Hence,, the results 
were satisfactory. 
While the area of application of the completed adder was the addition 
of two multi-digit ··binary numbers, it is indeed not limited to this appli-
cation. For example!) the contents of the addend-register (Figure 3) is 
added to the contents of the augend register each time an add pulse is 
applied. Hence, the contents of the addend register could be multiplied 
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by n by applying n add pulses to the adder. The resulting product would 
appear in the augend register. Also, the area of application could be 
extended to include subtraction by including an end-around-carry within 
the adder system. 22 
22E.icha.rds, op. cit. 9 pp. 119-126. 
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Figure 26. Characteristics of a p-n Junction. 
The base-to-emitter junction23 of an npn transistor has the charac-
teristics shown in Figure 260 When the transistor is connected in the 
grounded emitter configuration, an increase in base voltage results in an 
increase in junction current. This V-I characteristic is the curve shown 
in the first quadrant of Figure 26. Note, however, that as I increases, 
V increases only slightly as shown by the shape of the V-I characteristic. 
This means that as I increases to its maximum value, V increases to a 
small value which is determined by the materia1.s used in the transistor. 
For germanium transistors 9 /vbe/ ';;t 0.2 volt; for silicon transistors, 
lvbe I~ 0.5 volt24, where Vbe is the base-to-emitter junction voltage. 
23H,;mter, op.· cit.- 9 p. 1-4. 
24.vbe was measured experimentally under large-signal operation. 
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That Vbe is constant is expecially true in the flip-flop, because of its 
large-signal operation. Since the operating point of the 11 on" transistor 
is near saturation, the corresponding operating point on the V-I charac-
teristic is at the higher extremity of the curve is the region where 
b.V/DJ. is very small. Therefore)) since operating points are either near 
saturation or cutoff for the flip-flop, 11 or", and "and" circuits~ IVbe I 
can certainly be regarded as constant, and it can be measured. 
APPENDIX B 
(npn or pnp) 
Figure 27. Typical Transistor with External Emitter Resistor.'/ Re• 
Consider the input impedance[/ Zi, into the base of the transistor 
shown. in Figure 27. By definition J 
But 
For transistors which are conducting, Appendix A shows that 
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